15-1	15-1	15-2	15-2
Interrupts	10 1	External-Device Interrupts	10 2
<i>Interrupt</i> : (verb) the interruption of a CPU's normal proc	ossing	Hardware & Software Involved	
using a mechanism provided for this purpose.	essing	External Event	
		Possible events	
Interrupt: (noun)		Temperature exceeding limit.	
\dots (1) an event that causes an interrupt \dots		Person pressing a button.	
(2) the interface and CPU hardware implementing a particular interrupt <i>level</i> .		Disk drive signaling that data is ready.	
An interrupt can be any of the following:		• Sensor, Conditioning Circuit, Etc.	
• Interruption by an <u>external device</u> . In class, this is what is meant by <i>interrupt</i> .		Converts event to a logic level. This was covered earlier in the semester.	
• Interruption by attempted <u>illegal</u> instruction or memory Also called <i>exceptions</i> .	ory access.	• Computer Input, Called Interrupt Request (IRQ) Usually several IRQs available.	
• Interruption by timer within computer.		A single IRQ can be shared.	
 "Interruption" by execution of a special instruction. 		• Kernel Code Called Service Routine	
• "Interruption" by execution of a <u>special instruction</u> . Also called <i>traps</i> . (Used for system calls.)		Attends to routine matters.	
		• Kernel Code Called <i>Handler</i>	
In this set, external-device interrupt will be covered.		Called by service routine. Attends to cause of interrupt.	
15-1 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-1	15-2 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-2
15-3	15-3	15-4	15-4
Interrupt Steps, Overview		Software Interrupts	
Overview of Interrupt Activities		Exceptions	
• Event occurs.		These are caused by illegal instructions, operands, and memory	ac-
Detected by sensor.		cesses. The service routine can usually determine the reason for the except	ion
\bullet An IRQ asserted by conditioning-circuit output.		by examining a register.	1011
• When CPU allows interruption		The OS may stop the task or run a task-provided handler.	
it finishes in-progress instructions prevents (masks) other interrupts		These will not be discussed further.	
and jumps to service routine.		Traps	
• Service routine		These are special instructions which work something like interrupt	ts.
saves context determines source of interrupt		They are used for system calls, the type of system call is placed in register before executing the trap.	n a
and calls <i>handler</i> for interrupt source.		After the trap is executed, the register's contents will be examined the service routine.	by
• Handler stops interrupt		These will not be discussed further.	
and carries out interrupt-specific activities.			
• After the handler returns the service routine restores registers and any interrupted task resumed.			
			.
15-3 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-3	15-4 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-4

15-5	15-5	15-6	15-6
Interrupt Masking		Reasons For Ignoring Interrupts	
Please Do Not Disturb		• Already Handling Event	
Untimely interruptions cause errors, etc.		• Manipulating Shared Data	
Therefore, interrupt requests sometimes temporarily ignored.		Cannot stop in middle without confusing next reader of shared data.	
Ignored by <i>masking</i> the interrupts.		This is important, but not covered here.	
Mask Register		• Responding to Higher-Priority Event	
Interrupts masked using a mask register.		Done for performance reasons.	
Mask register typically has one bit per IRQ line.		The Non-Maskable Interrupt (NMI)	
When bit is set, corresponding interrupt ignored. (Ignored interrupts usually persist until unmasked.)		Interrupt that cannot be masked.	
		Used for events that, if ignored, will damage system.	
Frequently, all interrupts masked.		NMI Usage	
		Use of an NMI could also damage system, but hopefully less than ignoring NMI.	
		NMIs also used to get control of "hung" system.	
		DOS/Windows 3.X and Macintosh users make frequent use of NM	Is.
15-5 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-5	15-6 EE 4770 Lecture Transparency: Formatted 13:27, 23 December 1997 from Isli15.	15-6
15-7	15-7	15-8	15-8
(Strong) Interrupt Priority		Interrupt Vector Table	
IRQ Choice		The interrupt vector table (IVT) is	
Several IRQs can be simultaneously asserted.		used by the hardware	
Hardware chooses using <i>strong priority</i>		to find an interrupt's service routine.	
$\ldots a$ priority policy implemented by CPU interrupt hardware.		IVT Structure	
Priorities Levels		Table of memory addresses	
Usually based on labels of IRQ inputs.		kept in special place in memory.	
E.g., IRQ3 before IRQ2.		One entry for each IRQ.	
About 10 levels typically available.		Table entry points to IRQ's service routine.	
		IVT Use	
		Suppose $IRQi$ is asserted while unmasked:	
		CPU will finish current instruction	
		\dots will read address in entry <i>i</i> of IVT	
		and jump to this address while switching to privileged mode.	
15-7 EE 4770 Lecture Transversion: Econatical 13-97 23 December 1997 from bill 5	15-7	15-8 EE 470 Lectus Transporce: Exmatted 18-77 - 23 December 1997 from bill 15	15-8

15-7

15-8

15-9	15-9	15-10	15-10
Service Routine		Interrupt Polling	
Service Routine First code executed after interrupt. Prepares system for handler.		Polling: checking external devices to determine interrupt source. Procedure Start with list of possible sources.	
 Service Routine Actions Context information saved. Some interrupts may be unmasked. IRQ that caused interrupt is <u>not</u> unmasked. (If it were the handler might never start.) Find source of interrupt. (Poll interrupts.) Start Handler After handler finishes, Returns mask to its previous value. Return to interrupted task. Finding Interrupt Source Called: <i>interrupt polling</i>. Reason: an IRQ can be shared by interrupt sources. Side Effect: A second round of priority, <i>weak priority</i>. 		 Use I/O port to check each source. Note which sources are requesting interrupt. First Come, Maybe First Served Interrupts can happen any time. Suppose interrupt X is asserted on IRQ1. Moments later interrupt Y, also on IRQ1, is asserted. Suppose the service routine checks Y before X. Then Y—not X—serviced first. (X serviced after Y). 	
15-9 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-9	15-10 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-10
15-11 Polling Sequence and Weak Priority Order of checking is called <i>polling sequence</i> . Possible orders: round robin (with each interrupt source a class) or priority. Tority implemented by polling sequence called weak <i>priority</i> . Delling creates something like a ready list. Many different scheduling policies could be used, but since interrupt <i>latency</i> should be small only fast methods are used. <i>E.g.</i> , start handler for first active source found.	15-11)r	15-12 The Interrupt Hander Interrupt handler: code written to attend to interrupt. Interrupt handler must stop the interrupt Interrupt handler must stop the interrupt Interrupt handler should finish quickly Interrupt handler should finish quickly Interrupt handler should finish quickly Interrupt handler should finish quickly Interrupt may miss deadlines Interrupt in unacceptable performance. Interrupt or result in unacceptable performance. Interrupt service. Interrupts frequiring lengthy service. Interrupt emainder handled by either Interrupt emainder handled by either Interrupt attend to any time-critical parts Interrupt emainder handled by either Interrupt a deamon (or other type of) task. Second-Level Handler Meintion: Code implementing second part of handler. Interrupt deamon to block higher-priority interrupts. Interrupt interrupts masked. Interrupt Interrupts Meintion: interrupt using a second-level handler.	15-12

15-12

¹⁵⁻¹¹

15-13	15-13	15-14	15-14
End of Interruption	10 10	Keyboard Example	• • •
Suppose the handler has finished, and no other same-level interrupt	s	How a pressed key on a keyboard results in a character stored in a	
are pending.		User task's memory.	
Then the interrupt mask is restored to its previous value.	2	This does not describe any particular system. ¹	
In task-preemptive systems, the scheduler might be called before th task returns.	e	The Hardware	
Otherwise, the interrupted task will resume.		Keyboard consists of a grid of switches. Pressing a key closes a switch.	
		Keyboard hardware generates two outputs:	
		An interrupt request. This is asserted when any key changes state. Suppose this is connected to IRQ3.	
		A scan code. This is read through an I/O port.	
		The Software	
		The IRQ3 service routine.	
		The handler. This reads the scan code.	
		The server (on X-Window systems). This converts the code into an event, and sends a message, including the event, to the appro- priate task.	
		The task. The code for which the key is intended.	
15-13 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-13	¹ I made up some details. 15-14 EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from Isli15.	15-14
15-15	15-15		15-16
Sequence of Events		Later.	
1: A key is pressed.		17: Server task moves to Run state.	
2: IRQ3 line is asserted.		18: Server task reads key code and dispatches a message to relevant task.	
3: Interrupt starts if/when level 3 unmasked.		Later.	
4: At start of interrupt all interrupts are masked.		19: Relevant task moves to Run state.	
5: Jump to address stored at entry 3 in IVT, starting the service routine		20: Finds message containing key value.	
6: Context saved and some interrupts are unmasked.		The server's work in processing keyboard input could have been done by the handler.	
 Poll devices connected to IRQ 3. Poll results: keyboard requested an interrupt, so keyboard handle started. 	r	However, that might result in poor performance because of the han- dler taking too long to run.	
9: Handler reads scan code from I/O port.			
10: Handler takes whatever action is necessary to stop the interrupt.			
11: Scan code translated into device-independent form, called a key code	·.		
12: Key code written into an area of memory accessible to server.			
13: Finally, the handler signals the server that a new key is available.			
14: Handler returns to the service routine.			
15: Service routine returns the mask to its state before the interrupt.			
15: Service routine returns the mask to its state before the interrupt.16: Service routine returns to the running task.			
-			
-			
-			

15-15

15-16

EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from lsli15.

15-16

15-15

EE 4770 Lecture Transparency. Formatted 13:27, 23 December 1997 from lsli15.