15-1 15-1 15-2 15-2 Interrupts External Device Interrupts Interrupt: (verb) the interruption of a CPU's normal processing . . . Hardware & Software Involved ... using a mechanism provided for this purpose. • External Event Possible events Interrupt: (noun) ... Temperature exceeding limit. \dots (1) an event that causes an interrupt \dots Person pressing a button. ... (2) the interface and CPU hardware implementing a particular interrupt level. Disk drive signaling that data is ready. An interrupt can be any of the following: • Sensor, Conditioning Circuit, Etc. • Interruption by an external device. Converts event to a logic level. In class, this is what is meant by interrupt. This was covered earlier in the semester. • Interruption by attempted illegal instruction or memory access. • Computer Input, Called Interrupt Request (IRQ) Also called exceptions. Usually several IRQs available. • Interruption by timer within computer. A single IRQ can be shared. • "Interruption" by execution of a special instruction. • Kernel Code Called Service Routine Also called *traps*. (Used for system calls.) Attends to routine matters. In this set, external device interrupt will be covered. • Kernel Code Called Handler Called by service routine. Attends to cause of interrupt. 15-1 15-1 15-2 15-2 EE 4770 Lecture Transparency, Formatted 8:15, 22 March 1999 from Isli15. EE 4770 Lecture Transparency, Formatted 8:15, 22 March 1999 from Isli15. 15-3 15-3 15-4 15-4 Interrupt Steps, Overview Software Interrupts Overview of Interrupt Activities Exceptions • Event occurs. These are caused by illegal instructions, operands, and memory accesses. Detected by sensor. The service routine can usually determine the reason for the exception by examining a register. \bullet An IRQ asserted by conditioning-circuit output. The OS may stop the task or run a task-provided handler. • When CPU allows interruption . . . These will not be discussed further. ... it finishes in-progress instructions prevents (masks) other interrupts ... Traps ... and jumps to service routine. These are special instructions which work something like interrupts. • Service routine . . . They are used for system calls, the type of system call is placed in a regis-... saves context ... \dots determines source of interrupt \dots ter before executing the trap. ... and calls handler for interrupt source. After the trap is executed, the register's contents will be examined by the • Handler stops interrupt ... These will not be discussed further. ... and carries out interrupt-specific activities. • After the handler returns the service routine restores registers and any interrupted task resumed.

15-4

15-5	Interrupt Masking	15-5	15-6		15-6
Please Do I	Please Do Not Disturb		Reaso	ons For Ignoring Interrupts	
	Untimely interruptions cause errors, etc.		Already Handling Event		
Therefore, interrupt requests sometimes temporarily ignored.			Manipulating Shared Data		
Ignored by masking the interrupts.			Cannot stop in middlewithout confusing next reader of shared data.		
Mask Regis	Mask Register		This is important, but not covered here.		
_	Interrupts masked using a mask register.		• Responding to Higher-Priority Event		
*	Mask register typically has one bit per IRQ line.		Do	ne for performance reasons.	
_	When bit is set, corresponding interrupt ignored. (Ignored interrupts usually persist until unmasked.)		The Non-Maskable Interrupt (NMI) Interrupt that cannot be masked.		
Frequently,	all interrupts masked.		Used f	for events that, if ignored, will damage system.	
1	quoting, an invertapes master		NMT		
			NMI		
			bu	an NMI could also damage system, t hopefully less than ignoring NMI.	
			NMIs also used to get control of "hung" system.		
			DOS/	Windows 3.X and Macintosh users make frequent use of NMIs.	
15-5	EE 4770 Lecture Transparency. Formatted 8:15, 22 March 1999 from Isli15.	15-5	15-6	EE 4770 Lecture Transparency. Formatted 8:15, 22 March 1999 from Isli15.	15-6
45.7		45.7	45.0		45.0
15-7	(Strong) Interrupt Priority	15-7	15-8	Interrupt Vector Table	15-8
IRQ Choice			The interrupt vector table (IVT) is		
Several IRQs can be simultaneously asserted.			used	d by the hardware	
Hardware chooses using strong priority			to find an interrupt's service routine.		
\ldots a priority policy implemented by CPU interrupt hardware.			IX III C	7.	
Drienities Lavels			IVT Structure Table of memory addresses		
	Priorities Levels				
Usually based on labels of IRQ inputs.			1	t in special place in memory.	
E.g., IRQ	E.g., IRQ3 before IRQ2.			ntry for each IRQ.	
About 10 le	About 10 levels typically available.		Table	entry points to IRQ's service routine.	
			IVT U		
			Suppo	se IRQ i is asserted while unmasked:	
			CP	U will finish current instruction	
			will	read address in entry i of IVT	
			and	jump to this address while switching to privileged mode.	
			1		

15-7

15-8

15-8

15-7

15-9 15-9 15-10 15-10 Service Routine Interrupt Polling Service Routine Polling: checking external devices to determine interrupt source. First code executed after interrupt. Procedure Prepares system for handler. Start with list of possible sources. Use I/O port to check each source. Service Routine Actions Note which sources are requesting interrupt. • Context information saved. • Some interrupts may be unmasked. First Come, Maybe First Served IRQ that caused interrupt is $\underline{\rm not}$ unmasked. Interrupts can happen any time. (If it were the handler might never start.) Suppose interrupt X is asserted on IRQ1. Moments later interrupt Y, also on IRQ1, is asserted. • Find source of interrupt. (Poll interrupts.) Suppose the service routine checks Y before X. • Start Handler Then Y—not X—serviced first. After handler finishes, (X serviced after Y).• Returns mask to its previous value. • Return to interrupted task. Finding Interrupt Source Called: interrupt polling. Reason: an IRQ can be shared by interrupt sources. Side Effect: A second round of priority, weak priority. 15-9 15-9 15-10 15-10 EE 4770 Lecture Transparency, Formatted 8:15, 22 March 1999 from Isli15. EE 4770 Lecture Transparency, Formatted 8:15, 22 March 1999 from Isli15. 15-11 15-11 15-12 15-12 The Interrupt Hander Polling Sequence and Weak Priority Interrupt handler: code written to attend to interrupt. Order of checking is called polling sequence. Interrupt handler must stop the interrupt and attend to event that caused the interrupt. Possible orders: round robin (with each interrupt source a class) or prior-An interrupt handler should finish quickly ... Priority implemented by polling sequence called weak priority. \dots because while it's running other interrupts may be blocked. Blocked interrupts may miss deadlines . . . Interrupt Source Choice \dots or result in unacceptable performance. Polling creates something like a ready list. Options for interrupts requiring lengthy service. Many different scheduling policies could be used, but . . . Handler would attend to any time-critical parts \dots \dots since interrupt latency should be small \dots ... only fast methods are used. \dots while remainder handled by either \dots \dots a second-level handler \dots

E.g., start handler for first active source found.

... or a dæmon (or other type of) task.

Second-Level Handler

Definition: Code implementing second part of handler.

Can run with fewer interrupts masked.

Advantage: does not block higher-priority interrupts.

Two-Level Interrupts

Definition: interrupt using a second-level handler.

15-12

15-13 End of Interruption 15-13 15-14

Suppose the handler has finished, and no other same-level interrupts are pending. How a pressed k user task's mem

Then the interrupt mask is restored to its previous value.

In task-preemptive systems, the scheduler might be called before the task returns.

Otherwise, the interrupted task will resume.

How a pressed key on a keyboard results in a character stored in a user task's memory.

Keyboard Example

This does not describe any particular system. ¹

The Hardware

Keyboard consists of a grid of switches. Pressing a key closes a switch.

Keyboard hardware generates two outputs:

An interrupt request. This is asserted when any key changes state. Suppose this is connected to IRQ3.

A scan code. This is read through an I/O port.

The Software

The IRQ3 service routine.

The handler. This reads the scan code.

The server (on X-Window systems). This converts the code into an event, and sends a message, including the event, to the appropriate task.

The task. The code for which the key is intended.

I made up some details.

15-13 EE 4770 Lecture Transparency. Formatted 8:15, 22 March 1999 from Isli15.

15-14

15-13

EE 4770 Lecture Transparency. Formatted 8:15, 22 March 1999 from lsli15.

15-14

15-14

15-15 15-15

 $\underline{\text{Sequence of Events}}$

- $1\colon \mathbf{A}$ key is pressed.
- 2: IRQ3 line is asserted.
- ${\tt 3:}$ Interrupt starts if/when level 3 unmasked.
- 4: At start of interrupt all interrupts are masked.
- $5\colon$ Jump to address stored at entry 3 in IVT, starting the service routine.
- 6: Context saved and some interrupts are unmasked.
- $7\colon \operatorname{Poll}$ devices connected to IRQ 3.
- ${\bf 8:\ Poll\ results:\ keyboard\ requested\ an\ interrupt,\ so\ keyboard\ handler\ started.}$
- $9\colon \mathrm{Handler}\ \mathrm{reads}\ \mathrm{scan}\ \mathrm{code}\ \mathrm{from}\ \mathrm{I/O}\ \mathrm{port}.$
- 10: Handler takes whatever action is necessary to stop the interrupt.
- ${\tt 11:}$ Scan code translated into device-independent form, called a key code.
- 12: Key code written into an area of memory accessible to server.
- 13: Finally, the handler signals the server that a new key is available.
- 14: Handler returns to the service routine.
- 15: Service routine returns the mask to its state before the interrupt.
- 16: Service routine returns to the running task.

15-16 15-16

Later.

- 17: Server task moves to ${\bf Run}$ state.
- $18\colon$ Server task reads key code and dispatches a message to relevant task.

Later.

- 19: Relevant task moves to Run state.
- $20\colon \text{Finds}$ message containing key value.

The server's work in processing keyboard input could have been done by the handler.

However, that might result in poor performance because of the handler taking too long to run.